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In view of the tremendous computing power jump of modern RISC processors the interest
in parallel computing seems to be thinning out. Why use a complicated system of parallel
processors, if the problem can be solved by a single powerful micro-chip? It is a general
law, however, that exponential growth will always end by some kind of a saturation, and
then parallelism will again become a hot topic. We try to prepare ourselves for this even-
tuality. The MPPC project started in 1990 in the heydeys of parallelism and produced
four ASTRA machines (presented at CHEP’92) with 4k processors (which are expand-
able to 16k) based on ‘yesterday’s chip-technology’ (chip presented at CHEP’91). These
machines now provide excellent test-beds for algorithmic developments in a complete,
real environment. We are developing for example fast-pattern recognition algorithms
which could be used in high-energy physics experiments at the LHC (planned to be op-
erational after 2004 at CERN) for triggering and data reduction. The basic feature of
our ASP (Associative String Processor) approach is to use extremely simple (thus very
cheap) processor elements but in huge quantities (up to millions of processors) connected
together by a very simple string-like communication chain. In this paper we present pow-
erful algorithms based on this architecture indicating the performance perspectives if the
hardware (i.e. chip fabrication) quality reaches ‘present or even future technology levels’.
1 Introduction
In the last five years interesting developments have taken place: the spectacular
success of RISC machines, the diminishing interest in parallel machines, and the
simultaneous disappearance of mainframes. The relative cheapness of PCs giving
workstation performance together with extensive networking created a situation
that can be regarded as the MIMD version of parallel computing. Owing to the
expected increase of the bandwidth of network communication lines, these loose
MIMD systems will become more and more tightly connected. Therefore, if one
wants to speak about ‘real’ parallel computing one should define it in a restricted
sense, close to the SIMD architecture. Here we concentrate on parallel computing
based on simple processing elements but in enormous quantities, which are so cheap
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that even for millions of them the price is competitive. The motivation for studying
these systems is two-fold. On the one hand, the seemingly exponential growth of
RISC performance, sometime in the future, will reach saturation. The interest for
greater performance will promote again the ideas of ‘tight’ parallelism. On the other
hand, the biological systems give us a convincing lesson about the effectiveness of
this type of system based on billions of cheap neurons.
1.1 Present state
At present, the complexity of SIMD parallel systems lies typically on the level of
a few thousands processors, providing general performance not much above the
RISC machines in a small cluster. A typical example of this class of system is
the ASTRA machine which was developed at CERN by the MPPC collaboration.
The Associative String Processor (ASP) was devised by ASPEX Microsystems Ltd.
The first implementation of the machine, ASP System Test-bed for Research and
Application (ASTRA) was installed in 1992 at CERN, Orsay, Saclay, and Brunel
(ASPEX), each with 4096 processors. The results of the MPPC project were sum-
marized in the Final Report1. These machines (which are extendible to 16K) based
on ‘yesterday’s chip-technology’ provide excellent test-beds for algorithmic develop-
ments in a complete, real environment. Because of this, in 1995 they are no longer
competitive with the latest generation of sequential machines. However, by scaling
up and extrapolation, one can gain experience with them for future real massively
parallel systems relying on forthcoming technologies.
1.2 Massively parallel perspectives
The new generation of SIMD machines will be competitive only if they are based
on extremely cheap elements. Among the Si-based components of a computer, the
cheapest ones are the memory chips where great demand justified the application of
the most advanced technology for mass production. NEC, the Japanese electronics
company, has reached another milestone2 in technology’s steady march towards
smaller, faster, and powerful computers. This firm announced the production of
the first prototype of a Gigabit dynamic random access memory (DRAM) chip at
the International Solid State Circuits Conference in San Francisco. NEC expects
it will take more than three years and a further $1.5 billion to produce samples
for computer manufacturers. The aim of this paper is to demonstrate that, after
rephrasing the ASP philosophy as basically memory-oriented architecture, one can
capitalize on the memory technology in order to propose cheap SIMD machines
with millions of processing elements. The versatility of this architecture will be
illustrated by three algorithms developed on the existing ASTRA machine.
2 Boolean matrix exponentiation
For us, the problem of Boolean matrix exponentiation originated from the search
for strongly coupled components in a set of equations describing the control process
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of large chemical plants. It implies the calculation of L-th power of the A adjacency
matrix, a well-known procedure in mathematics:
RL = (I +A)L . (1)
If one has n×n matrix and L = n, then the processing time will be O(n4) using the
straightforward sequential algorithm. We propose a parallel algorithm which solves
this problem in O(n× logn) time, and represents a speed-up factor of a few million
for n > 1000. The algorithm was tested for small, n = 8, 16, 32, 64 cases on the
existing ASTRA machine. However, the real interest lies in the large n values. In
principle, the program is completely identical for all n, if the number of processors
is scaled-up to n2, and the individual memory size of each processors scales with n.
In ASTRA we have 642 = 4096 processors each having 64 bits memory. We found
that for this procedure and in general for matrix calculations one does not need all
the associativity features which are built into the ASP architecture, and therefore
propose a reduced ASP model to demonstrate the performance of our algorithm for
large n values.
2.1 Bit matrix machine
In a memory chip the bits are ordered along a matrix which are selected by some
addressing logics. In our bit matrix machine model we propose to replace this ad-
dressing scheme on one side of the memory matrix by a string of one-bit processors
with a content addressable Activity Register. More precisely, the memory is orga-
nized in the so-called ‘orthogonal-way’ 3. It contains m = n2 words of n-bits length.
Each line contains an n-bit Data Register, a 1-bit CPU, a 6-bit Activity Register,
n-bit memory
1
3
2
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m
m-1
Central Controller
TagShift
activity bits
   CPU +
Figure 1: Bit matrix machine model
and the Tagging Bit, which provides communication amongst the processors by the
standard ASP TAGSHIFT operation4. The total string can be subdivided into n
independent substring segments (Fig. 1).
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Although the ‘processor’ part of the chip requires more gate circuits per bit, it
uses (for large n values) a relatively much smaller portion of the Si-area than the
‘memory’ part. Thus, as a whole its production will require basically
the usual chip technology.
The READ/WRITE operation will be organized by selecting the horizontal
lines of the bit matrix Data Register. The parallel processing will take place along
the vertical lines.
2.2 Matrix algorithms
The basic concepts of the bit-matrix machine are:
• The Memory (which is cheap) contains n-fold copies of the bit-matrix in n3
bits. This provides column-wise vectorization.
• The Activity-Register (which is relatively expensive) contains the bit-matrix
in n2 bits providing row-wise vectorization.
• The n2 processors assure n2-fold parallelism in the aij matrix element level
and n-fold parallelism on row/column level. This provides execution times
O(1) for addition, O(n) for multiplication and transposition, and O[n · log(n)]
for the calculation of n-th power.
• The key element is the dispersed row representation from which all the other
matrix representations are reachable in O(n) steps.
If the technological progress continues at the present rate, a chip with n = 30 000
processor, each equipped with 30 000 bits of memory, should not be much larger
than the present 1 Gigabit memory-chip prototype of NEC, which makes our model
machine concept closer to reality.
3 Simulation of damage spreading
3.1 Measuring the Hamming distance
Damage spreading simulations have become an important tool for exploring time-
dependent phenomena in statistical physics5. By applying it to spin systems or
stochastic cellular automata (SCA) one follows the evolution of a single difference
(damage) between two replicas, driven by the same random sequence. The initial
damage may grow or shrink depending on control parameters (temperature, etc.)
of the model. If there is a phase transition between such regimes one can measure
dynamical critical exponents very precisely6.
An important measure of the damage is the density of damaged sites. In sim-
ulations one usually starts with a couple of systems (N) differing from each other
by a single variable, and letting them evolve according to the same rule and the
same random sequence. For example in the case of a two-state ({0; 1}) system one
measures the Hamming distance between N × (N − 1)/2 pairs:
D(t) =
Ld∑
i=1
ni(t) [N − ni(t)] , (2)
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where L is the system size in d dimensions and ni(t) is the number of ‘1’-s out of
N at site i. By tuning the control parameters the measured D(t) functions may
follow the scaling law, and one can locate the critical point and critical exponents
by fitting.
Effective, multi-spin coded computer algorithms have been developed for serial
(i.e. DEC-ALPHA)6 and for parallel machines (i.e. Connection Machine)7. The
critical points and exponents of phase transitions of different systems have been
determined with great accuracy5,6,7.
3.2 ASP model
We wrote a simple test program for the ASTRA machine to measure the Hamming
distances between 32 × 31/2 pairs of lattices. Simulating statistical mechanical
systems on the ASP has been discussed8. We have chosen Grassberger’s cellular
automata model (A-model)9. The program follows the evolution of N = 32 one-
dimensional, two-state stochastic CA loaded along the ASP chain. The calculation
of ni and its two’s complement (32 − ni) is executed for all APE-s in parallel in
a fixed number of steps (128 micro APE instructions). The multiplication takes
7.5 µs independently of L. The summation for all processors can be done in a bi-
nary tree algorithm, which requires O(logL) summation steps. However, the string
communication of the present ASP machine allows only O(L) time scaling. This
part of the calculation therefore dominates the execution time until the necessary
bypasses are built in the machine. The total time of the Hamming distance cal-
culation for L = 214 systems is 11.59 ms and therefore the 73.5 µs of the SCA
update is negligible. Here we assumed the present 20 MHz clock speed and 16K
processors. This means 707.4 ns/site speed which compares with the 275 ns/site
value that we achieved by the effective algorithm7 on the Connection Machine-5
of 512 processors, which should be qualified in view of the fact that ASP applies
extremely simple one-bit CPU-s compared to CM-5 with SuperSPARC chips.
It should be that this algorithm could be run on the reduced ASP machine
proposed in Section 2.1, which is specially configured for addition in O(logL) steps.
Assuming N = 1024 CA systems, and L = 220 processors, one can reach 4×10−9 µs
per cell per pair speed, which corresponds to 104 times the speed of a similar
algorithm running on a
DEC-ALPHA machine6.
4 Pattern recognition
It was proposed by A. Sandoval in 1988 in the framwork of the LAA-project10 to use
the ASP massively parallel system for pattern recognition in the NA35 heavy-ion
experiment, where the processing of one complete 3-D event on three stereoviews
took about 20 h in a semi-automatic measuring device. In the meantime, by in-
troducing new powerful RISC machines and more effective algorithms this problem
was practically solved, performing the trajectory recognition off-line for 200–300
particles in a few minutes.
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4.1 Challenges in Pb–Pb physics
However, in 1994 at the SPS, the problem of complex event reconstruction re-
emerged when reconstructing several hundred more particle trajectories for Pb–Pb
collisions. It will be even more challenging in the future at the LHC when one
will work with Pb–Pb colliding beams with TeV energies. In the CERN-NA49
experiment the large Time-Projection-Chambers produce about 8 MBytes/event
after zero suppression, corresponding to a de-randomized continuous data rate of
16 MBytes/s which is the present limit of maximal recording speed. For the off-
line analysis, a generalized 3-dimensional Hough-transform was developed which
needs 10 CPU seconds on a state-of-the-art RISC computer (HP-755) to analyse
800 trajectories with about 70 space-points each. For the LHC experiments, data
rates in the range of GigaBytes/s are expected. There is therefore plenty of room
for improvement in computer performance to reach real on-line pattern recognition
and to avoid recording mountains of redundant information.
Of course, the present ASTRA machine is too small to be competitive in this
market. Here we only wish to demonstrate the perspectives by a simple algorithmic
example: what can be achieved by going to really massive parallelism. In this case,
although one strongly relies on the associative search, i.e. on content addressing
of the memory of individual processors, in practice one uses less than 16-bit com-
parators. Consequently, most of the memory can still be realised by the standard
memory cells proposed in the above bit-matrix machine.
4.2 Hough-transformation on binary image
For the simplicity of argument we assume that we have a (binary) hit-list of (x, y, z)
coordinates, and we have to recognize straight line tracks in a three-dimensional
detector. We can specify tracks by (x, y) coordinates of the first and last z de-
tector planes. To balance the complexity of the problem, we reduced it to a two-
dimensional algorithm by introducing a serial preselection in the y direction. We
have now to determine the (xin;xout) data from the (z, x) pairs (Hough transforma-
tion) for each y sector separately. It still remains a very difficult problem to process
on-line hundreds of points per y-slice with a 1000× 1000 resolution.
By pre-loading each possible (xin;xout) coordinate per processor, a histogram
can be built that counts the number of incoming points matching a track. Having
built the histogram, the maxima to be searched correspond to the tracks. One
can immediately see that these tasks (i.e. matching, maximum search) fit well the
associative, parallel processing architecture.
It should be noted that we do not need to stick to binary image processing.
The algorithm can be extended to count intensities instead of hits without any
difficulty. However, we will need more on-processor counter memory for the more
accurate summation of amplitudes. The interest of recording amplitudes for each
cluster space-point is because these amplitudes are correlated to the ionization of
the track particle which is velocity-dependent.
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4.3 ASP restricted model realization
To demonstrate the method we wrote a program assuming a 4K ASP architecture.
In this way we can have a 64× 64 (xin;xout) look-up table. Restricted by the 64-bit
APE memory, we divided the y direction into three sectors. Therefore each processor
contains three histogram counters, pre-loaded data (xin;xout), and working serial
fields. The matching condition is :
xpredicted = xin +
(xout − xin)
(zout − zin)
× z . (3)
To optimize the algorithm we:
• assumed (zout−zin) = 128 resolution that reduces the division operation to bit
shifting (a similar situation can be achieved by appropriate choice of units);
• pre-loaded (xout − xin) values;
• avoided the multiplication by a sequence of summations (after all we have to
go through all z-layers one by one).
The calculation of xpredicted takes 2.8 µs per z layer, while the only time critical
step, the ‘matching and counting’, requires only 1.35 µs for each incoming data.
This means an order of 1 MHz processing rate, assuming the present 20 MHz clock
speed independently of the length of the processor string.
The processing speed is practically identical with the data loading speed. The
number of processors is important ‘only’ for the accuracy of the tracking, i.e. one
needs as many processors as possible track combinations. In the present NA49
Main-TPC for fine-grained Hough-transform, 1000×1000 [xin, xout] bins and 400 y-
bins are required. In total it represents 400 million counter cells. This can be carried
out on the machine with one million processors, because for a given x projection all
the y-bins are stored in the same processor. In order to achieve the required on-line
speed, one would need to speed-up the present ASTRA machine by a factor of 100.
Relying on advanced technology one can hope to increase the clock frequency from
20 to 200 MHz. The second factor of 10 should be achieved by increasing the I/O
bandwidth, loading parallely at least 10 space-points.
5 Conclusions
The present crisis of tightly connected parallel (mainly SIMD) computing can be
overcome only by radical changes in technology, and by entering into really massive
parallelism of millions of cheap processors. We suggest that these goals may be
achieved by adapting advanced memory technology to produce chips containing
more than 10 000 processors.
With relatively reduced, but essential, content addressing, all the relevant ma-
trix operations can be realized on string architecture with the ‘same’ speed as on
the mesh one.
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